

Optimal Register Allocation and Instruction Scheduling for LLVM

Roberto Castañeda Lozano – SICS, KTH


joint work with:

G. Hjort Blindell – KTH, SICS M. Carlsson – SICS
F. Drexhammar – SICS C. Schulte – KTH, SICS



This research has been partially funded by LM Ericsson AB and the Swedish Research Council (VR 621-2011-6229)


Code Generation in LLVM




Code Generation in LLVM




Code Generation in LLVM




Code Generation in LLVM




Code Generation in LLVM



Code Generation in LLVM




Code Generation in LLVM




- Stages, heuristics

Code Generation in LLVM




- Stages, heuristics
- Pros: compilation speed

Code Generation in LLVM




- Stages, heuristics
- Pros: compilation speed
- Cons: suboptimal, complex


Introducing Unison



Introducing Unison




Introducing Unison




Introducing Unison

...	$\minimize \sum_{b \in B} \text{weight}(b) \times \text{cost}(b)$ subject to
	$l_t \iff \exists p \in P : (\text{use}(p) \wedge y_p = t) \quad \forall t \in T$
	$a_{\text{definer}(t)} \iff l_t \quad \forall t \in T$
	$a_o \iff y_p \neq \perp \quad \forall o \in O, \forall p \in \text{operands}(o)$
	$a_o \iff i_o \neq \perp \quad \forall o \in O$
	$r_{y_p} \in \text{class}(i_o, p) \quad \forall o \in O, \forall p \in \text{operands}(o)$
	$\text{disjoint2}(\{(r_t, r_t + \text{width}(t)) \times l_t, ls_t, le_t : t \in T(b)\}) \quad \forall b \in B$
	$r_{y_p} = r \quad \forall p \in P : p \triangleright r$
	$r_{y_p} = r_{y_q} \quad \forall p, q \in P : p \equiv q$
	$l_t \implies ls_t = c_{\text{definer}(t)} \quad \forall t \in T$
	$l_t \implies le_t = \max_{o \in \text{users}(t)} c_o \quad \forall t \in T$
	$a_o \implies c_o \geq c_{\text{definer}(y_p)} + \text{lat}(i_{\text{definer}(y_p)}) \quad \forall o \in O, \forall p \in \text{operands}(o) : \text{use}(p)$
	$\text{cumulative}(\{(c_o, \text{con}(i_o, r), \text{dur}(i_o, r)) : o \in O(b)\}, \text{cap}(r)) \quad \forall b \in B, \forall r \in R$


Introducing Unison




Introducing Unison




Introducing Unison



Introducing Unison




Introducing Unison




- Integration, combinatorial optimization

Introducing Unison




- Integration, combinatorial optimization
- Pros: simple, optimal

Introducing Unison



- Integration, combinatorial optimization
- Pros: simple, optimal
- Cons: compilation slowdown


Introducing Unison



- Integration, combinatorial optimization
- Pros: simple, optimal
- Cons: compilation slow


perfect complement
to LLVM!

Speedup over LLVM 3.8




- 50 MediaBench functions
- Hexagon V4 processor

Speedup over LLVM 3.8



- 50 MediaBench functions
- Hexagon V4 processor
- Provably optimal (■) for 54% of the functions

Speedup over LLVM 3.8



- 50 MediaBench functions
- Hexagon V4 processor
- Provably optimal (■) for 54% of the functions
- Compilation time: from seconds to minutes

Unison Is Practical and Effective

- Integrated
 - register allocation
 - instruction scheduling

Unison Is Practical and Effective

- Integrated
 - register allocation
 - instruction scheduling
- Simple, optimal, slower

Unison Is Practical and Effective

- Integrated
 - register allocation
 - instruction scheduling
- Simple, optimal, slower
- Complements LLVM:
 - traditional LLVM for compile/debug cycle

Unison Is Practical and Effective

- Integrated
 - register allocation
 - instruction scheduling
- Simple, optimal, slower
- Complements LLVM:
 - traditional LLVM for compile/debug cycle
 - LLVM + Unison for release builds

Unison Is Practical and Effective

- Integrated
 - register allocation
 - instruction scheduling
- Simple, optimal, slower
- Complements LLVM:
 - traditional LLVM for compile/debug cycle
 - LLVM + Unison for release builds
- Useful analysis tool for LLVM developers
 - how good is my heuristic?

Demo at CC2016 (12:20)

Screenshot of the Unison vs. LLVM solver interface showing the factorial example.

The interface consists of several windows:

- File**: Shows the assembly code for factorial.unison.a...factorial.llvm.asm.
- solver (b1)**: Shows the LLVM IR code for the factorial function.
- factorial: Unison vs. LLVM**: A central window displaying the control flow graph (CFG) and register allocation. It shows nodes for memory operations (stw, ldw, nswt, nswb), function branches, and loops. The graph is color-coded by depth (green, red, blue, orange).
- Register array**: A grid showing the state of registers R0-R31 and memory locations m0-m3 across three cycles. The first cycle shows initial values: R0=0, R1=t0, R2=t1, R3=t2, R4=t3, P0=0, P1=0, P2=0, M0=0, M1=0, M2=0, M3=0. The second cycle shows intermediate values. The third cycle shows final values: R0=R1, R1=R2, R2=R3, R3=R4, P0=1, P1=1, P2=1, M0=1, M1=1, M2=1, M3=1.
- Data flow**: A separate window showing the data flow analysis results.

www.sics.se/~rcas/unison-demo