Finding a few needles in some large haystacks:
Identifying missing target optimizations using a superoptimizer

## Hal Finkel

Argonne

## Argonne National Laboratory

 hfinkel@anl.gov
## Abstrac

So you're developing an LLVM backend, and you've added a bunch of TableGen patterns, custom DAG combines and othe bunch of TableGen patterns, custom DAG combines and other ment of a specialized superoptimizer, applied to the output of the compiler on large codebases, to look for missing optimizations in the PowerPC backend. This superoptimizer extracts potentially interesting instruction sequences from assembly code and then uses the open-source CVC4 SMT solver to search for provably correct shorter alternatives.

## 1. What is a superoptimizer?

A superoptimizer is a program that searches for an optimal se quence, often the shortest sequence, of instructions that imple ment some set of operations. Early superoptimizers used ex haustive searches, relying on testing a large number of trial in puts to assess equivalence. Modern superoptimizers, like the one described here, often use Satisfiability Modulo Theories (SMT) solvers to prove equivalence for all inputs.

## 2. What is an SMT solver?

Informally, an SMT solver is a program that attempts to prove or disprove, a mathematical formula stated using terms and re lations from some set of well known background theories: rea numbers, integers, bit vectors, arrays, lists, etc.

## 3. CVC4

CVC4 is a BSD-licensed, extensible, SMT solver:

- Many built-in theories (rational and integer linear arithmetic, arrays, tuples, records, inductive data types, bit-vectors, and equality over uninterpreted functions)
- A command-line interface and also a C++ AP
- Available from: http://cvc4.cs.nyu.edu/web/

A simple example:
CVC4> OPTION "incremental";
CVC4> OPTION "produce-models";
If I have two integers, $x$ and $y$, are they always equal? CVC4> $x, y: I N T$;
invalid

Please provide me with a specific counter-example. CVC4> COUNTERMODEL;

## $x: \mathbb{N}=-1$ $y: ~$ NT $=0 ;$

What if I assert that $x$ is always positive, then what? CVC4> ASSERT $x>=0$
CVCC $>$ ASSERT $x>0$
CVC4> QUERY $x=y ;$
invalid CVC4> COUNTERMODEL
$x: \mathbb{I N T}^{2}=0 ;$
$y: \mathbb{I N T}=1$;
: $\mathbb{N T}=1$;
4. A real example

Let's validate r185954, an addition to ValueTracking's isKnownTo BeAPowerOfTwo function, which says, if $x$ and $y$ are known to be non-zero powers of two, then

$$
\text { (add nsw } x,(\operatorname{and} x, y))
$$

is also a non-zero power of two:
CVC4> OPTION "produce-mod
CVC4> ISPOW2 : BITVECTOR(32) $->$ BOOLEAN = LAMBDA(X
 $1=$ Ohex 000000000 ;
CVC4> ASSERT ISPOW2(x);
CVC4> \% assert nuw or
CVC4> ASSERT (BVZEROEXTEND(BVPLUS(32, $x, x \& y$ ), 1 ) $=$ BVPLUS ( $33, x, x \& y$ ) ) OR (SX(BVPLUS (32, $x, x \& y), 33$ ) $=\operatorname{BVPLUS}(33, x, x \& y)$ CVC4> QUERY(ISPOW2(BVPLUS(32, $x, x \& y))$ )
valid

## 5. Solving for satisfying constants

For building a superoptimizer, we often want to be able to ask whether there exist some fixed values of a set of constants tha make a formula generally true. How can this be done? Let's find $b$ such that $f+f+f=b * f$ :
CVC4> OPTION"produce-mode
CVC4> b, $\mathrm{f}: \mathrm{BITVECTOR(64)} \mathrm{;}$,

First, generate a bunch of random inputs
CVC4> fa : BITVECTOR(64) $=$ Ohex0b46a8839e73154b;
CVC4> fb : BITVECTOR(64) $=0$ exex0a490d5cf77a2co0
CVC4> fc : BITVECTOR(64) $=$ Ohex644fd $6 d 5 e d d 990+2$;

CVC4> ASSERT BVPLUS(64, BVPLUS(64, fa, fa), fa) $=\operatorname{BVMULT}(64$, fa, $\mathfrak{b})$;


## ${ }_{5}^{5} \mathrm{CVC4}$ > CHECKSAT <br> ${ }_{6}$ sat

In this special "satisfied" context, we can extract details of the satisfying solution by asking for a counter-example of the "false query:
CVC4> QUERY FALSE;
CVC4> COUNTEREXAMPLE;
5b : BITVECTOR(64) = Ohex0000000000000003

Now we have a value for $b$ that holds for the provided random inputs. Verify it for all inputs.
CVC4> ASSERT b $=$ Ohex0000000000000003,
$\operatorname{CVC4>} \operatorname{QUERY} \operatorname{BVPLUS}(64, \operatorname{BVPLUS}(64, f, f), f)=\operatorname{BVMULT}(64, f, b)$ valid

## 6. Modeling 64-bit PowerPC in CVC4

Creating CVC4 functions that correspond to the PPC64 fixedpoint instructions is fairly straightforward:
addi: (BITVECTOR(64), BITVECTOR(16)) $->$ BITVECTOR(64) $=$
LAMBDA (ra : BITVECTOR(64), si : BITVECTOR(16)):
BVPLUS(64, ra, SX(si, 64));
$\mathrm{i}: \mathrm{BITVECTOR}(16) \rightarrow$ BITVECTOR(64) $=$
mulli: (BITVECTOR(64), BITVECTOR(16)) $->$ BITVECTOR(64) $=$ $\operatorname{LAMBDA}($ ra $: \operatorname{BITVECTOR}(64)$ ) Si : $\operatorname{BITVECTOR(16)):~} \operatorname{BVMULT}(64$,


LAMBDA (ra, rb: : BITVECTOR(64)): BVMULT( $64, \operatorname{SX}($ ra[31:0],64), SX(rb[31:0],64));

## 7. Building the superoptimizer

The superoptimizer reads from assembly files, tracking register dependencies, looking for trees of single-user instructions. Why? Because if a tree of single-user instructions has a simpler replacement, then that is almost always preferable and implementable as an optimization somewhere in the compiler. Then:

- For each single-user tree, translate the tree into a CVC4 expres sion
- Generate all possible (shorter) alternatives with the same inputs and the same output type
-Combine these alternatives into a large parametrized "switch statement'
-Use CVC4 to search for a set of input constants, and a value of the parameter that selects the alternative, that allows proving equivalence between the original tree and the alternative for al input values.


## 8. What does it find?

Sometimes we find simple missing patterns
xor(r4,li(-1)) $->$ nand(r4,r4)
mulld(r18,ili(88)) -> mulli(r18,i 00 )
where:
i. $00=88$

Sometimes we find more complicated things:
cmpw(extsb(r7),extsb(r7)) -> cmpld(r7,r7)
rldicr(Clrldi (r6,32),2,61) -> rldic(r6,i, $0.0, \mathrm{i}, \mathbf{0}-1)$
where:
i. $0.0=2$
$i-0.1=30$
isel(r6,r5,cmplwi(or(rlwinm(r7,29,31,31),rwinm(r4,30,31,31)),0),2) -> r5
${ }^{0}$.... cmpldi (isel(r4,r3,cmplwi (or(rlwinm(r6,29,31,31),rlwinm(r5,30,31,31)),0),2),0) $\rightarrow$ cmpldi (r3,i-0-0)
where:

15
${ }_{16} \quad$ where:
$i=0=31$
$i$
$i .0 .1=29$
$i-02=29$

## 9. What then?

## From most likely to least likely:

- Improve instruction selection, peephole optimization, spill-code generation, etc.
- Implement target-specific DAG combines
- Improve IR-level optimizers

