## (intel)

## Vectorization of Control Flow with New Masked Vector Intrinsics

Elena Demikhovsky<br>Intel® Software and Services Group - Israel<br>April, 2015

## Poster at 2013 US LLVM Developers' Meeting



## Poster at 2014 US LLVM Developers' Meeting



## AVX-512 - Greatly increased register file



## Masking in AVX-512

- New feature of AVX-512?
- We have the "maskmov" instruction in AVX for masking load and store
- What's new?
- Special mask registers
- 8 new 64-bit registers
- 1 bit per vector lane, up to 64 lanes
- Result of comparison is written to the mask register
- Used in instructions to select vector lanes
- Masked-off elements remain unchanged or zeroed

```
VCMPPS k3, zmm26, zmm30
VADDPS zmm1 {k3}, zmm2, zmm3
VADDPS zmm1 {k3}{z}, zmm2, zmm3 // Masked-off elements are zeroed
```


## Why Masking?

- Masking operations is the next most significant step in vectorization
- Mask Load and Store to avoid memory access violations
- Mask FP operation to avoid FP exceptions
- Masked vector instructions enable direct vectorization of code regions with control flow divergence


## LLVM IR - no masking support

- Why LLVM is not interested in masked instructions?
- Most of targets do not support masked instructions
- Optimization of instructions with masks is problematic
- What happens when we try to vectorize a loop with control flow divergence?
- Avoid masks if you can

But we know we can't always avoid masking. How do we move forward?

## Avoid masks if you can

```
for (int i = 0; i < N; i++) {
    if (Trigger[i] < Val)
        A[i] = B[i] + 0.5;
    else
        A[i] = B[i] - 1.5;
}
```



There are many existing techniques that allow loop vectorization without masks

- Static divergence analysis to identify uniform branches
- Hoisting and sinking of equivalent operations
- If-conversion with blend

The focus here is on transformation capabilities
Assume dependence analysis is done and transformation is legal

## Avoid masks if you can

```
for (int i = 0; i < N; i++) {
    if (Trigger[i] < Val)
        A[i] = B[i] + 0.5;
    else
        A[i] = B[i] - 1.5;
}
```

```
for (int i = 0; i < N; i++) {
    TmpB = B[i];
    if (Trigger[i] < Val)
        A[i] = TmpB + 0.5;
    else
        A[i] = TmpB - 1.5;
}
```


## Avoid masks if you can

```
for (int i = 0; i < N; i++) {
    if (Trigger[i] < Val)
        A[i] = B[i] + 0.5;
    else
        A[i] = B[i] - 1.5;
}
```

```
for (int i = 0; i < N; i++) {
    TmpB = B[i];
    if (Trigger[i] < Val)
        A[i] = TmpB + 0.5;
    else
    A[i] = TmpB - 1.5;
}
```

```
for (int i = 0; i < N; i++) {
    TmpB = B[i];
    if (Trigger[i] < Val)
        TmpA = TmpB + 0.5;
    else
        TmpA = TmpB - 1.5;
    A[i] = TmpA
}
```


## Avoid masks if you can

```
for (int i = 0; i < N; i++) {
    if (Trigger[i] < Val)
        A[i] = B[i] + 0.5;
    else
        A[i] = B[i] - 1.5;
}
```

```
for (int i = 0; i < N; i++) {
    TmpB = B[i];
    if (Trigger[i] < Val)
        A[i] = TmpB + 0.5;
    else
    A[i] = TmpB - 1.5;
}
```

```
for (int i = 0; i < N; i++) {
    TmpB = B[i];
    if (Trigger[i] < Val)
        TmpA = TmpB + 0.5;
    else
        TmpA = TmpB - 1.5;
    A[i] = TmpA
}
```

```
for (int i = 0; i < N; i+=16) {
    TmpB = B[i:i+15];
    Mask = Trigger[i:i+15] < Val
    TmpA1 = TmpB + 0.5;
    TmpA2 = TmpB - 1.5;
    TmpA = BLEND Mask, TmpA1, TmpA2
    A[i:i+15] = TmpA;
}
```


## Memory access under divergent control

```
for (int i = 0; i < N; i++) {
    if (Trigger[i] < Val) {
        A[i] = B[i] + 0.5;
    }
}
```

- Load hoisting and Store sinking is not allowed in this case
- Masking of memory operation is required in order to vectorize this loop


## Our goal

- Allow LLVM compiler to make best use of Advanced SIMD architectures
- Including Intel AVX and AVX-512
- Do not complicate code for other targets
- Avoid introducing new masked instructions into LLVM IR


## Not Instructions? Let's go for Intrinsics.

- Consecutive memory access - Masked Vector Load and Store
- The syntax is coherent with instruction



## Masked Vector Load and Store

## Masked Load

- Access memory according to the provided mask
- The mask holds a bit for each vector lane
- While loading, the masked-off lanes are taken from the PassThru operand.
- No memory access for all-zero mask


Masked Store


## Vectorizing the loop with Masked Load and Store

```
for (int i = 0; i < N; i++) {
    if (Trigger[i] < Val) {
        A[i] = B[i] + 0.5;
    }
}
```

```
for (int i = 0; i < N; i+=16) {
    Mask = Trigger[i:i+15] < Val
    BVec[i:i+15] = call @llvm.masked.load(B[i], Mask)
    CVec[i:i+15] = BVec[i:i+15] + 0.5
    call @llvm.masked.store(A[i], CVec[i:i+15], Mask)
}
```


## Vectorizing the loop with Masked Load and Store

```
for (int i = 0; i < N; i++) {
    if (Trigger[i] < Val) {
        A[i] = B[i] + 0.5;
    }
}
```

Note, this instruction
is not masked,
although could be!

```
for (int i = 0; i < N; i+=16) {
```

for (int i = 0; i < N; i+=16) {
Mask = Trigger[i:i+15] < Val
BVec[i:i+15] = call @llvm.masked.load(B[i], Mask)
CVec[i:i+15] = BVec[i:i+15] + 0.5
call @llvm.masked.store(A[i], CVec[i:i+15], Mask)
}

```

\section*{Who generates masked intrinsics?}

Vectorizer generates masked loads and stores when:
- Load / Store instruction inside predicated basic block
- Memory access is consecutive for induction variable, regardless of the mask
- \(A[i]\) is consecutive, \(A\left[i^{*} 2\right]\) is not
- Target supports masked operation
- Cost model shows potential performance gain
- AVX and AVX2 have the "maskmov" instructions, designed to avoid executing a chain of conditional scalar operations
- AVX-512 has more efficient support for masked operations than AVX

SLP Vectorizer can also benefit from this feature

\section*{Targets and Data Types}
- Target independent syntax
- CodeGenPrepare Pass scalarizes the masked intrinsic if target does not support it
- Overloaded vector types
```

<4 x double> @masked.load.v4f64 (<4 x double>* %Ptr, i32 8, <4 x il> %Mask,
<4 x double> %PassThru)
void @masked.store.v16i32 (<16 x i32> %Val, <16 x i32>* %Ptr, i32 4,
<16 x il> %Mask)

```

We talked about Control Flow Divergence. And what happens with Data Divergence?

\section*{Data Divergence}

\section*{Non-consecutive memory access?}

Strided Read
for \((i=0 ; i<\) size; \(i++)\)
Sum \(+=B[i * 2]\)

Random Read
for (i=0; i< size; i++) Sum \(+=\) B[C[i]]

Consecutive Reads and Random Write
```

for (i=0; i<size; i++)
out[index[i]] = in[i] + 0.5;

```

Predicated non-consecutive Read
```

for (i=0; i< size; i++)
if (trigger[i])
A[i] += B[i*i]

```

Intel AVX-512 architecture has masked gather and scatter instructions all these loops may be vectorized

\section*{Solution for Random Memory Access}
- Vector Gather and Scatter Intrinsics
- With mask, (the mask may be all-ones)

\section*{Load / Gather}
```

\circVal = call <4 x double> @masked.load.v4f64 (<4 x double>* %Ptr, i32 8,
<4 x il> %Mask,
<4 x double> %PassTru)
%Val = call <4 x double> @masked.gather.v4f64 (<4 x double*> %Ptrs, i32 8,
<4 x il> %Mask,
<4 x double> %PassTru)

```

\section*{Store / Scatter}
```

@masked.store.v4f64 (<4 x double> %Val, <4 x double>* %Ptr, i32 8,
<4 x il> %Mask)
@masked.scatter.v4f64 (<4 x double> %Val, <4 x double*> %Ptrs, i32 8,
<4 x il> %Mask)

```

\section*{Gather And Scatter How does it work?}
- Works with vector of pointers
- Access memory according to the provided mask
- The mask holds a bit per lane
- The masked-off lanes are taken from the PassThru operand.
- No memory access for all-zero mask
- Scatter with overlapping vector indices are guaranteed to be ordered from LSB to MSB


\section*{Gather and Scatter Intrinsics}

\section*{When do we use them?}
- Memory access is random with respect to induction variable
- Strides A[i*2],
- Multi-dimensional arrays A[i][j],
- Variable indices A[B[i]]
- Structures A[i].b
- Target should support gather and scatter
- Cost model shows potential performance gain

\section*{Masked Gather - Example}
```

for (unsigned i=0; i<size; i++) {
if (trigger[i] > 0)
out[i] = in[index[i]] + (double) 0.5;
}

```
```

%mask = icmp sgt <8 x i32> %trigger, zeroinitializer
// load "index" array
%index = call <8 x i32> @llvm.masked.load.v8i32(<8 x i32>* %index_ptr, i32 4,
<8 x il> %mask, <8 x i32> undef)
%se_index = sext <8 x i32> %index to <8 x i64>
// Prepare vector GEP - broadcast base + vector index
%ptrs = getelementptr <8 x double*> %brcst_in, <8 x i64> %se_index
%vin = call <8 x double> @llvm.masked.gather.v8f64(<8 x double*> % ptrs,
i32 8, <8 x il> %mask..)

```
    \(\% r e s=\) fadd \(<8 \times\) double> \(\%\) vin, \(<d o u b l e 5.000000 e-01\), double 5.000000e-01, ..>
    call void @llvm.masked.store.v8f64 (<8 x double> \%out, <8 x double>* \%res,
                        i32 8, <8 x il> \%mask)

\section*{Strided memory access}

Strided access is a specific case of gather / scatter
---- Stride is a compile time constant ----
```

for (unsigned i=0; i<size; i++) {
out[i] = in[i*2] + (double) 0.5;
}

```

Why we are talking about strides?
- Gather is faster than scalar loads but still expensive
- Vector Load + Shuffle is more optimal in many cases
- Not all targets support "gathers"

\section*{Strided memory access - what can be done?}
```

for (unsigned i=0; i<size; i++) {
out[i] = in[i*2] + (double) 0.5;
}

```
A. Create gather intrinsic and optimize it later
B. Create loads + shuffles
C. Introduce another intrinsic, for example
<8 x double>
@llvm.strided.load.v8f64 (double *\%ptr, i32 2 /*stride*/ ..)

Or with indices
<8 x double>
@llvm.indexed.load.v8f64 (double *\%ptr, <i32 0, i32 2, i32 4 .. >)

\section*{Strided memory access with mask}
```

for (unsigned i=0; i<size; i++) {
if (trigger[i]) {
out[i] = in[i*2] + (double) 0.5;
}
}

```
- Masked load with stride
```

<8 x double>

```
@llvm.masked.strided.load.v8f64 (double *\%ptr, i32 2 /*stride*/,
    <8 x i1> \%mask,
    <8 x double> \%PassThru)
- Masked load with indices
<8 x double>
@llvm.masked.indexed.load.v8f64(double *\%ptr,
<i32 0, i32 2, i32 4 .. >,
<8 x il> \%mask,
<8 x double> \%PassThru)

\section*{Gather for a strided access - Example}

\section*{A. Create a "gather"}
```

for (unsigned i=0; i<size; i++) {
out[i] = in[i*2] + (double) 0.5;
}

```
// get sequential indices
\%splat_i \(=\) insertelement \(<8 \times\) i64> undef, i64 \%i, i32 0
\%brcst.i \(=\) shufflevector \(<8 \times\) i64> \% splat_i, \(<8 \times\) i64> undef, \(<8 \times\) i32> zeroinitializer
\%induction \(=\) add \(<8 \mathrm{x}\) i64> \% brcst.i, <i64 0, i64 1, i64 2, i64 3, i64 4, i64 5, i64 6, i64 7>
// set the stride
\%strided_index \(=\operatorname{shl}<8 \mathrm{x}\) i64> \%induction, <i64 1, i64 1, i64 1, i64 1, i64 1, i64 1, i64 1,
i64 1>
// get the vector of pointers
\%splat_in \(=\) insertelement \(<8\) x double*> undef, double* \%in, i32 0
\%brcst.in \(=\) shufflevector \(<8 \mathrm{x}\) double*> \% splat_in, \(<8 \mathrm{x}\) double*> undef, \(<8 \mathrm{x}\) i32>
zeroinitializer
\%gep.random_access \(=\) getelementptr \(<8 \times\) double*> \(\%\) brcst.in, \(<8 \times\) i64> \%strided_index
// gather (load) all values
\%even \(=\) call <8 x double> @llvm.masked.gather.v8f64 (<8 x double*> \%gep.random_access, i32 8,
    \(<8 \times\) i1> \(<1,1,1 \ldots>,<8 \times\) double> undef)

\section*{Gather for a strided access - Example}
```

B. Create loads + shuffles

```
```

for (unsigned i=0; i<size; i++) {

```
    out[i] = in[i*2] + (double) 0.5;
```

    out[i] = in[i*2] + (double) 0.5;
    }

```
}
```

```
// Stride is 2 - you need 2 loads and 1 shuffle
```

// Stride is 2 - you need 2 loads and 1 shuffle
// Stride is 4 - you need 4 loads and 3 shuffles
// Stride is 4 - you need 4 loads and 3 shuffles
// Load 1
%lo = load <8 x double>* %in
%in2 = add %in, 64
// Load 2 - the last load is masked!
%hi = call @llvm.masked.load (<8 x double>* %in2, <8 x il> < 1, 1,1,1,1,1,1,0 >,..)
%even = shufflevector %lo, %hi, <0, 2, 4, 6, 8, 10, 12, 14>

```
C. Create an "indexed load"
```

%1 = call <8 x double> @llvm.indexed.load.v8f64(double* %in, <8 x i32> <0, 2, 4, ..)

```

\section*{Vectorizing FP operations}
```

float *A;
for (unsigned i = 0; i < N; i++) {
if (A[i] != 0)
C = B / A[i];
}

```
- FP exceptions mode is not supported by LLVM
- The loop is vectorized by LLVM in spite of potential fp-divide-by-zero exception

\section*{Correct FP behavior}

What should we do in order to be correct?
Use safe values
```

for (int i = 0; i < N; i+=16) {
Mask = (A[i:i+15] != 0)
SafeDivider = BLEND Mask, A[i:i+15], AllOnes
C_safe = B / SafeDivider
C_new = BLEND Mask, C_safe, C
}

```

\section*{Masking is designed to solve this problem}
```

for (int i = 0; i < N; i+=16) {
Mask = (A[i:i+15] != 0)
C_new = call @llvm.masked.fdiv(B, A[i:i+15], Mask, C)
}

```

Pros
The FP behavior is correct
Never be broken during optimization

Cons
Intrinsics are hard to optimize
All FP operations may throw exceptions - more than 20 operations should be covered

\section*{Status}
- Masked Load and Store intrinsics are supported in 3.6
- Gather and Scatter intrinsics are in progress
- Strided Load and Store - the discussion was opened to target ARM interleaved loads and stores
- FP operations are next in line

\section*{Summary}

Masking is an essential feature of advanced vector architectures including the new AVX-512 Intel® Architecture

Intrinsics with masks allow to vectorize many loops that remain scalar today
We appreciate the support of LLVM community. We want to thank the people who help us define the form of the intrinsics and review the code.

\section*{References \& Related work}
1. S. Timnat, O. Shaham, A. Zaks "Predicate Vectors If You Must".
2. D. Nuzman, I. Rosen, A. Zaks"Auto-vectorization of interleaved data for SIMD", PLDI, 2006
3. "Automatic SIMD Vectorization of SSA-based Control Flow Graphs", PhD Thesis, July 2014, Ralf Karrenberg

\section*{Legal Disclaimer \& Optimization Notice}
- No license to any intellectual property rights is granted by this document.
- Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.
- This document contains information on products, services and/or processes in development. All information provided here is subject to change without notice. Contact your Intel representative to obtain the latest forecast, schedule, specifications and roadmaps.
- Software and workloads used in performance tests may have been optimized for performance only on Intel microprocessors. Performance tests, such as SYSmark and MobileMark, are measured using specific computer systems, components, software, operations and functions. Any change to any of those factors may cause the results to vary. You should consult other information and performance tests to assist you in fully evaluating your contemplated purchases, including the performance of that product when combined with other products.
- The products and services described may contain defects or errors known as errata which may cause deviations from published specifications. Current characterized errata are available on request.
- Copies of documents which have an order number and are referenced in this document may be obtained by calling 1-800-548-4725 or by visiting www.intel.com/design/literature.htm.
- Intel, the Intel logo are trademarks of Intel Corporation in the U.S. and/or other countries.
- *Other names and brands may be claimed as the property of others
- 2015 Intel Corporation.

\section*{Optimization Notice}

Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2®, SSE3, and SSSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice.```

