

Based on work done with
Morisset，Pawan，Vafeiadis，Balabonsky，Chakraborty

## Shared memory

$$
\begin{aligned}
& \text { int } a=1 ; \\
& \text { int } b=0 ;
\end{aligned}
$$

Thread 1
int s;
for (s=0; s!=4; s++) \{
if ( $a==1$ )
return NULL;
for ( $b=0 ; b>=26 ;++b$ )

Thread 2
b $=42$; printf("\%d\n", b);

## -

\}

## Shared memory

$$
\begin{aligned}
& \text { int } a=1 \\
& \text { int } b=0
\end{aligned}
$$

Thread 1
int s;
for ( $s=0 ; \mathrm{s}!=4 ; \mathrm{s}++$ ) \{
if ( $a==1$ )
return NULL;
for ( $b=0 ; b>=26 ;++b$ )

Thread 2
b $=42$; printf("\%d\n", b);
\}

## Shared memory

$$
\begin{aligned}
& \text { int } a=1 ; \\
& \text { int } b=0
\end{aligned}
$$

Thread 1
int s;
for ( $s=0 ; \mathrm{s}!=4 ; \mathrm{s}++$ ) \{
if ( $a==1$ )
return NULL;
for ( $b=0 ; b>=26 ;++b$ )

Thread 2
$b=42 ;$
printf("\%d\n", b);
\}

## Shared memory

$$
\begin{aligned}
& \text { int } a=1 ; \\
& \text { int } b=0
\end{aligned}
$$

Thread 1
int s;
for ( $s=0 ; \mathrm{s}!=4 ; \mathrm{s}++$ ) \{
if ( $a==1$ )
return NULL;
for ( $b=0 ; b>=26 ;++b$ )

Thread 2
b $=42$; printf("\%d\n", b);

## -

\}

## Shared memory

$$
\begin{aligned}
& \text { int } a=1 \\
& \text { int } b=0
\end{aligned}
$$

Thread 1
int s;
for (s=0; s!=4; s++) \{
if ( $a==1$ )
return NULL;
for ( $b=0 ; b>=26 ;++b$ )

Thread 2
b $=42$; printf("\%d\n", b);

## -

\}

## Shared memory

$$
\begin{aligned}
& \text { int } a=1 ; \\
& \text { int } b=0
\end{aligned}
$$

Thread 1
int s;
for ( $s=0 ; \mathrm{s}!=4 ; \mathrm{s}++$ ) \{
if ( $a==1$ )
return NULL;
for ( $b=0 ; b>=26 ;++b$ )

Thread 2
b $=42$; printf("\%d\n", b);

## -

\}

## Shared memory

$$
\begin{aligned}
& \text { int } a=1 ; \\
& \text { int } b=0
\end{aligned}
$$

Thread 1
int s;
for (s=0; s!=4; s++) \{
if ( $a==1$ )
return NULL;
for ( $b=0 ; b>=26 ;++b$ )

Thread 2
b $=42$; printf("\%d\n", b);

## ,

\}
Thread 1 returns without modifying $b$

## Shared memory

$$
\begin{aligned}
& \text { int } a=1 ; \\
& \text { int } b=0 ;
\end{aligned}
$$

Thread 1
int s;
for ( $s=0 ; s!=4 ; s++$ ) \{
if ( $a==1$ )
return NULL;
for ( $b=0 ; b>=26 ;++b$ )

Thread 2
b $=42$; printf("\%d\n", b);

## ;

\}
Thread 1 returns without modifying b

Thread 2 is not affected by Thread 1 and vice-versa

## Shared memory

$$
\begin{aligned}
& \text { int } a=1 \\
& \text { int } b=0
\end{aligned}
$$

Thread 1
int s;
for ( $s=0 ; s!=4 ; s++$ ) \{
if ( $a==1$ )
return NULL;
for ( $b=0 ; b>=26 ;++b$ )

Thread 2
b $=42$; printf("\%d\n", b);

## ;

\}
Thread 1 returns without modifying b

Thread 2 is not affected by Thread 1 and vice-versa
I expect this program to print 42

## Shared memory

$$
\begin{aligned}
& \text { int } a=1 ; \\
& \text { int } b=0 ;
\end{aligned}
$$

Thread 1
int s;
for (s=0; s!=4; s++) \{
if ( $a==1$ )
return NULL;
for ( $b=0 ; b>=26 ;++b$ )

Thread 2
b $=42$; printf("\%d\n", b);

## -

\}

## Shared memory

$$
\begin{aligned}
& \text { int } a=1 ; \\
& \text { int } b=0 ;
\end{aligned}
$$

Thread 1
int s;
for (s=0; s!=4; s++) \{
if ( $a==1$ )
return NULL;
for ( $b=0 ; b>=26 ;++b$ )

Thread 2
b $=42$; printf("\%d\n", b);
\}

## Shared memory

$$
\begin{aligned}
& \text { int } a=1 ; \\
& \text { int } b=0
\end{aligned}
$$

Thread 1
int s;
for (s=0; s!=4; s++) \{
if ( $a==1$ )
return NULL;
for ( $b=0 ; b>=26 ;++b$ )

## ;

\}
Thread 2
b $=42$; printf("\%d\n", b);
gcc 4.7 -O2
...sometimes we get 0 on the screen

```
int s;
for (s=0; s!=4; s++) {
    if (a==1)
        return NULL;
    for (b=0; b>=26; ++b)
}
```


## gcc 4.7 -O2

```
```

int s;

```
```

int s;
for ( $s=0 ; \mathrm{s}!=4 ; \mathrm{s}++$ ) \{
for ( $s=0 ; \mathrm{s}!=4 ; \mathrm{s}++$ ) \{
if ( $a==1$ )
if ( $a==1$ )
return NULL;
return NULL;
for ( $b=0 ; b>=26 ;++b$ )
for ( $b=0 ; b>=26 ;++b$ )
;
;
\}

```
```

\}

```
```

```
movl a(%rip), %eax # load a into eax
movl b(%rip), %ebx # load b into ebx
testl %eax, %eax
jne .L2
movl $0, b(%rip)
ret
.L2 :
movl %ebx, b(%rip) # store ebx into b
xorl %eax, %eax
ret
# if a==1
# jump to .L2
# store 0 into eax
# return
```


## gcc 4.7 -O2

```
int s;
for (s=0; s!=4; s++) \{
    if ( \(a==1\) )
        return NULL;
    for ( \(b=0 ; b>=26 ;++b\) )
        ;
\}
```

The outer loop can be (and is) optimised away

```
mov1 a(%rlp), %eax # road a lnto eax
```

movl b(\%rip), \%ebx \# load b into ebx
testl \%eax, \%eax
jne .L2
\# if $a==1$
movl $\$ 0$, b(\%rip)
ret
. L2:
movl \%ebx, b(\%rip) \# store ebx into b
xorl \%eax, \%eax ret
\# store 0 into eax
\# return
gcc 4.7-O2

```
int s;
for ( \(s=0 ; \mathrm{s}!=4 ; \mathrm{s}++\) ) \{
    if ( \(a==1\) )
    return NULL;
    for ( \(b=0 ; b>=26 ;++b\) )
        ;
\}
```

| movl a(\%rip), \%eax | \# load a into eax |  |
| :--- | :--- | :--- |
| movl b(\%rip), \%ebx | \# load b into ebx |  |
| testl \%eax, \%eax | \# if a==1 |  |
| jne .L2 | \# jump to .L2 |  |
| movl $\$ 0, b(\% r i p)$ |  |  |
| ret |  |  |
| .L2: |  |  |
| movl \%ebx, b(\%rip) | \# store ebx into b |  |
| xorl \%eax, \%eax | \# store 0 into eax |  |
| ret |  |  |

## gcc 4.7 -O2

| movl a(\%rip), \%eax | \# load a into eax |
| :--- | :--- |
| movl b(\%rip), \%ebx | \# load b into ebx |
| testl \%eax, \%eax | \# if a==1 |
| jne .L2 | \# jump to .L2 |
| movl \$0, b(\%rip) |  |
| ret |  |
| .L2: |  |
| movl \%ebx, b(\%rip) | \# store ebx into b |
| xorl \%eax, \%eax | \# store 0 into eax |
| ret |  |

gcc 4.7-O2

```
int s;
for ( \(s=0 ; \mathrm{s}!=4 ; \mathrm{s}++\) ) \{
    if ( \(a==1\) )
        return NULL;
    for ( \(b=0 ; b>=26 ;++b\) )
        ;
\}
```

| movl a(\%rip), \%eax | \# load a into eax |
| :--- | :--- |
| movl b(\%rip), \%ebx | \# load b into ebx |
| testl \%eax, \%eax | \# if a==1 |
| jne .L2 | \# jump to .L2 |
| movl $\$ 0, b(\% r i p)$ |  |
| ret |  |
| .L2: |  |
| movl \%ebx, b(\%rip) \# store ebx into b |  |
| xorl \%eax, \%eax | \# store 0 into eax |
| ret |  |

## gcc 4.7 -O2

```
movl a(%rip), %eax # load a into eax
movl b(%rip), %ebx # load b into ebx
testl %eax, %eax
jne .L2
movl $0, b(%rip)
ret
.L2:
movl %ebx, b(%rip) # store ebx into b
xorl %eax, %eax # store 0 into eax
ret
```

gcc 4.7-O2

```
int s;
for ( \(s=0 ; \mathrm{s}!=4 ; \mathrm{s}++\) ) \{
    if ( \(a==1\) )
    return NULL;
    for ( \(b=0 ; b>=26 ;++b\) )
        ;
\}
```

```
movl a(%rip), %eax # load a into eax
movl b(%rip), %ebx # load b into ebx
testl %eax, %eax # if a==1
jne .L2
movl $0, b(%rip)
ret
.L2:
movl %ebx, b(%rip) # store ebx into b
xorl %eax, %eax # store 0 into eax
ret # return
```


## The compiled code saves and restores $\mathbf{b}$

## Correct result in a sequential setting

```
movl a(%rip), %eax # load a into eax
movl b(%rip), %ebx # load b into ebx
testl %eax, %eax # if a==1
jne .L2 # jump to .L2
movl $0, b(%rip)
ret
.L2:
movl %ebx, b(%rip) # store ebx into b
xorl %eax, %eax # store 0 into eax
ret # return
```


## Shared memory

$$
\begin{aligned}
& \text { int } a=1 ; \\
& \text { int } b=0 ;
\end{aligned}
$$

Thread 1
movl a(\%rip),\%eax movl b(\%rip),\%ebx testl \%eax, \%eax jne .L2
movl \$0, b(\%rip) ret
.L2:
movl \%ebx, b(\%rip)
xorl \%eax, \%eax
ret

Thread 2
b $=42$; printf("\%d\n", b);

## Shared memory

$$
\begin{aligned}
& \text { int } a=1 ; \\
& \text { int } b=0 ;
\end{aligned}
$$

Thread 1

| movl | $a(\% r i p), \% e a x$ |
| :--- | :--- |
| movl | $b(\% r i p), \% e b x$ |
| testl | \%eax, \%eax |
| jne | .$L 2$ |
| movl | $\$ 0, b(\% r i p)$ |
| ret |  |
| L2: |  |
| movl | \%ebx, b(\%rip) |
| xorl | \%eax, \%eax |
| ret |  |

movl \%ebx, b(\%rip)
xorl \%eax, \%eax
ret
b $=42$; printf("\%d\n", b);

- Read a (1) into eax


## Shared memory

$$
\begin{aligned}
& \text { int } a=1 ; \\
& \text { int } b=0 ;
\end{aligned}
$$

Thread 1

| movl | $a(\% r i p), \% e a x$ |
| :--- | :--- |
| movl | $b(\% r i p), \% e b x$ |
| testl | \%eax, \%eax |
| jne | .$L 2$ |
| movl | $\$ 0, b(\% r i p)$ |
| ret |  |
| L2: |  |
| movl | \%ebx, b(\%rip) |
| xorl | \%eax, \%eax |
| ret |  |

    movl b(\%rip),\%ebx
    testl \%eax, \%eax
    jne .L2
    movl \$0, b(\%rip)
    ret
    .L2:
movl \%ebx, b(\%rip)
xorl \%eax, \%eax
ret

- Read a (1) into eax
- Read b(0) into ebx


## Shared memory

$$
\begin{aligned}
& \text { int } a=1 ; \\
& \text { int } b=0 ;
\end{aligned}
$$

Thread 1

| movl | $a(\%$ rip ),\%eax |
| :--- | :--- |
| movl | $b(\% r i p), \% e b x$ |
| testl | \%eax, \%eax |
| jne | .$L 2$ |
| movl | $\$ 0, b(\% r i p)$ |
| ret |  |

.L2:
movl \%ebx, b(\%rip)
xorl \%eax, \%eax ret

Thread 2

```
b = 42;
printf("%d\n", b);
```

- Read a (1) into eax
- Read b(0) into ebx
- Store 42 into $b$


## Shared memory

$$
\begin{aligned}
& \text { int } a=1 ; \\
& \text { int } b=0 ;
\end{aligned}
$$

Thread 1

| movl | $a(\% r i p), \% e a x$ |
| :--- | :--- |
| movl | b\%rip),\%ebx |
| testl | \%eax, \%eax |
| jne | L2 |
| movl | $\$ 0, b(\% r i p)$ |
| ret |  |
| L2: |  |
| movl | \%ebx, b(\%rip) |
| xorl | \%eax, \%eax |
| ret |  |

    movl b(\%rip),\%ebx
    testl \%eax, \%eax
    jne .L2
    movl \$0, b(\%rip)
    .L2:
movl \%ebx, b(\%rip)
xorl \%eax, \%eax
ret

## Shared memory

$$
\begin{aligned}
& \text { int } a=1 ; \\
& \text { int } b=0 ;
\end{aligned}
$$

Thread 1

| movl | $a(\% r i p), \% e a x$ |
| :--- | :--- |
| movl | $b(\% r i p), \% e b x$ |
| testl | \%eax, \%eax |
| jne | .$L 2$ |
| movl | $\$ 0, b(\% r i p)$ |
| ret |  |

.L2:
movl \%ebx, b(\%rip)
xorl \%eax, \%eax ret

Thread 2
b $=42$;
printf("\%d\n", b);

- Read a (1) into eax
- Read b(0) into ebx
- Store 42 into $b$
- Store ebx (0) into b
- Print b: 0 is printed





## What is C?

## THE



# PROGRAMMING LANGUAGE 

BRIAN W. KERNIGHAN DENNISM.RITCHIE

> K\&R

## ANSI C

C99

## C11

DeFacto C: whatever
C compilers implement
C programmers rely on

## What is C?

## THE

## K\&R

## ANSI C

 COO1980-... : widespread use of threads, no spec, poor understanding of constraints

2005 onwards: proposals by Boehm, Adve, C++0x concurrency subgroup
2009-2011: Batty et al., draft standard $\Rightarrow$ math $\Rightarrow$ fixes $\Rightarrow \mathbf{C} / \mathbf{C}++11$ standard

## Constant propagation

A simple, and innocuous, optimisation:


## Shared memory concurrency

Shared memory


## Shared memory concurrency

Shared memory


Intuitively this program always prints 0

## Shared memory concurrency

But if the compiler propagates the constant $\mathrm{x}=1$...

$$
x=y=0
$$

$\begin{array}{ll}\text { Thread } 1 & \mathrm{x}=1 \\ & \text { if }(\mathrm{y}==1) \\ & \text { print } \mathrm{x}\end{array}$

## Shared memory concurrency

But if the compiler propagates the constant $\mathrm{x}=1$...

Thread 1

$$
\begin{gathered}
x=y=0 \\
x=1 \\
\text { if } \begin{array}{c}
\mathrm{y}==1 \\
\text { print } \mathrm{x} \\
\text { print } 1
\end{array} \\
\text { if } \left.\begin{array}{c}
\mathrm{x}==1) \quad\{\quad \text { Thread 2 } \\
\mathrm{x}=0 \\
\mathrm{y}=1
\end{array}\right\}
\end{gathered}
$$

...the program always writes 1 rather than 0 .

## This talk

0. Concurrency and optimisations, not so simple 1. The layman semantics
1. Escape lanes for the expert programmer

## 3. Compiler testing via a theory of sound optimisations

4. Escape lanes are a Pandora's box
5. The way forward...


## Standard way out: prohibit data races

Two memory accesses conflict if they

- access the same memory location, e.g. variable
- at least one access is a store

A program has a data race if two data accesses

- conflict, and
- can occur simultaneously in a sequentially consistent execution.

A program data-race-free (on a particular input) if no sequentially consistent execution results in a data race.

## ADA 83

[ANSI-STD-1815A-1983, 9.11] For the actions performed by a program that uses shared variables, the following assumptions can always be made:

- If between two synchronization points in a task, this task reads a shared variable whose type is a scalar or access type, then the variable is not updated by any other task at any time between these two points.
- If between two synchronization points in a task, this task updates a shared variable whose task type is a scalar or access type, then the variable is neither read nor updated by any other task at any time between these two points.
The execution of the program is erroneous if any of these assumptions is violated.


## Data-races are errors

## Posix Threads Specification

[IEEE 1003.1-2008, Base Definitions 4.11] Applications shall ensure that access to any memory location by more than one thread of control (threads or processes) is restricted such that no thread of control can read or modify a memory location while another thread of control may be modifying it.

## Data-races are errors

## C++2011 / C11

[C++ 2011 FDIS (WG21/N3290) 1.10p21] The execution of a program contains a data race if it contains two conflicting actions in different threads, at least one of which is not atomic, and neither happens before the other. Any such data race results in undefined behavior.

## Data-races are errors

## C++2011/C11

[C++ 2011 FDIS (WG21/N3290) 1.10p21] The execution of a program contains a data race if it contains two conflicting actions in different threads, at least one of which is not atomic, and neither happens before the other. Any such data race results in undefined behavior.

# How to use C/C++ to implement low-level system code? 

## Data-races are errors

## Escape lanes

## for expert programmers



## Low-level atomics in C11/C++11

```
std::atomic<int> flag0(0),flag1(0),turn(0);
void lock(unsigned index) {
    if (0 == index) {
        flag0.store(1, std::memory_order_relaxed);
        Atomic variable declaration
        turn.exchange(1, std::memory_order_acq_rel);
        while (flag1.load(std::memory_order_acquire)
            && 1 == turn.load(std::memory_order_relaxed))
            std::this_thread::yield();
    } else {
        flag1.store(1, std::memory_order_relaxed);
        turn.exchange(0, std::memory_order_acq_rel);
        while (flag0.load(std::memory_order_acquire)
            && 0 == turn.load(std::memory_order_relaxed))
            std::this_thread::yield();
    }
}
void unlock(unsigned index) {
    if (0 == index) {
        flag0.store(0, std::memory_order_release);
    } else {
        flag1.store(0, std::memory_order_release);
    }
}
```


## The qualifiers



## The qualifiers

## LESS RELAXED

MO_SEQ_CST

MO_RELEASE / MO_ACQUIRE

MO_RELEASE / MO_CONSUME

MO RELAXED


## The qualifiers

## LESS RELAXED



## The qualifiers

## LESS RELAXED

MO_SEQ_CST
Sequential consistent accesses

Efficient implementation of message passing on ARM/Power

MO RELAXED
Efficient implementation of message passing

MORE RELAXED

## The qualifiers

## LESS RELAXED

MO_SEQ_CST
Sequential consistent accesses

Efficient implementation of message passing on ARM/Power

MO_RELAX No synchronisation; direct access to hardware
MORE RELAXED

## Memory access synchronisation

$$
x=y=0
$$

Thread 1
Thread 2

| $y=1$ | if (x.load |
| :---: | :---: |
| x.store(1,MO_RELEASE) | $r 2=y$ |

## Memory access synchronisation

$$
x=y=0
$$

Thread 1
Thread 2


Non-atomic loads must return the most recent write in the happens-before order (unique in a DRF program)

## Understanding MO_RELAXED

$$
x=y=0
$$

Thread 1
Thread 2

$$
\begin{array}{c|c}
y=1 & \text { if (x.loa } \\
\text { x.store (1,MO_RELAXED) } & \mathrm{r} 2=\mathrm{y}
\end{array}
$$

## Understanding MO_RELAXED

$$
x=y=0
$$

Thread 1
Thread 2

$$
\begin{array}{c|c}
\mathrm{y}=1 \mathrm{if}(\mathrm{x} . \text { load (MO_RELAXED) }==1) \\
\mathrm{x} . \operatorname{store}(1, \text { MO_RELAXED }) & \mathrm{r} 2=\mathrm{y}
\end{array}
$$

## DATA RACE

Two conflicting accesses not related by happens-before

## Understanding MO_RELAXED

$$
x=y=0
$$

Thread 1
Thread 2

| y.store(1,MO_RELAXED) | if (x.load(MO_RELAXED) == 1$)$ |
| :---: | :---: |
| x.store(1,MO_RELAXED) | r2 = y.load(MO_RELAXED) |

## WELL DEFINED

$$
\text { but } \mathrm{r} 2=0 \text { is possible }
$$

## Intuition

## the compiler (or hardware) can reorder independent accesses

$$
x=y=0
$$

Thread 1
Thread 2

$$
\begin{array}{c|c}
\text { y.store(1,MO_RELAXED) } & \text { if (x.load(MO_RELAXED) == } 1) \\
\text { x.store(1,MO_RELAXED) } & \text { r2 = y.load(MO_RELAXED) }
\end{array}
$$

## WELL DEFINED

$$
\text { but } \mathrm{r} 2=0 \text { is possible }
$$

## Intuition

the compiler (or hardware) can reorder independent accesses

$$
x=y=0
$$

Thread 1
Thread 2

$$
\begin{array}{c|c}
\text { y.store(1,MO_RELAXED) } & \text { if (x.load(MO_RELAXED) == } 1) \\
\text { x.store(1,MO_RELAXED) } & \text { r2 = y.load(MO_RELAXED) }
\end{array}
$$

Allow a RELAXED load to see any store that:

- does not happens-after it
- is not hidden by an intervening store hb-ordered between them


## The full model

|  |  |  |  |
| :---: | :---: | :---: | :---: |
|  |  |  |  |
| Statabe， |  |  |  |
|  | Ster | ＂unt |  |
| 5 |  | ${ }^{\left.(6)=-2)^{2}\right)}$ |  |
| Otatcostantic | Wemexmem sum vame | \％ |  |
|  |  | release＿sequence＿set actions threads location－kind sequenced－before additional－synchronized－with data－dependency control－dependency modification－arder＝ release＿sequence actions threads location－kind sequenced－before additional－synchronized－with data－dependency control－dependency modification－order a $a$ b | min |
| $4 m_{0}$ |  |  |  |
| （memen $(6 \times 0)$ |  |  |  |
| 46 |  | （0xsemememe |  |
| mememises） | ， |  |  |
|  | min | mpeneit | 何 |
| matems and |  |  |  |
|  |  |  | 思 |
|  | 为 |  |  |
| 成 |  | C40 |  |
| － | amax | \％ | cism |
| mememisw | mame | 2x | Stame |
|  |  |  | $\mathrm{CoRW} *)$ b）$\in \xrightarrow{\text { happens botare }}$ ． |
| Homber mema mis | 为 | 0 | Stan |
| Smathem loate sime | ， | 边 | $\rightarrow=$ |
| Smentime meme | 为 | （ $8=2=4$ | Det， |
| and | 边 |  | 边 |
|  |  |  |  |
|  | 边 |  | （e） |
|  |  |  |  |
|  |  |  | （293．） |
| 边 | － | den | 为 |
|  |  | （ $0^{\circ}=$ | （2935） |
|  |  |  | amen |
| 为 |  |  | 何 |
|  | Ste | 边 |  |
|  |  |  |  |
|  |  | － |  |
|  |  |  |  |
|  |  | and |  |
|  | $x^{2}$ |  |  |
|  |  |  | and |
|  |  | Nomen | and |
|  | and |  |  |
| 边 |  | mommen |  |
|  |  |  | and |
|  | Namen |  |  |
| 边 |  |  | Wememe |
| 速 | Comer |  | 1 |
|  | 为 |  |  |

## The full model



We can reason about C concurrency!

## Shared memory

$$
\begin{aligned}
& \text { int } a=1 ; \\
& \text { int } b=0
\end{aligned}
$$

Thread 1
int s;
for ( $s=0 ; s!=4 ; s++$ ) \{
if ( $a==1$ )
return NULL;
for ( $b=0 ; b>=26 ;++b$ )
;
\}

Thread 2 is not affected by Thread 1 and vice-versa
This program is data-race free
This program must print 42

## Shared memory

 int $a=1$;
## This is a compiler bug

```
for (s=0; s!=4; s++) { printf("%d\n", b);
    if (a==1)
        return NULL;
    for (b=0; b>=26; ++b)
        ;
    }
```

Thread 2 is not affected by Thread 1 and vice-versa This program is data-race free This program must print 42

## Shared memory

## int $a=1 ;$

## This is a concurrency compiler bug

```
for (s=0; s!=4; s++) {
printf("%d\n", b);
    if (a==1)
        return NULL;
    for (b=0; b>=26; ++b)
        ;
    }
```

Thread 2 is not affected by Thread 1 and vice-versa
This program is data-race free This program must print 42

Compiler testing: state of the art
Yang, Chen, Eide, Regehr - PLDI 2011


## Compiler testing: state of the art

Yang, Chen, Eide, Regehr - PLDI 2011

## Random

Reported hundreds of bugs
on various versions of gcc, clang and other compilers


## Compiler testing: state of the art

Yang, Chen, Eide, Regehr - PLDI 2011

## Random

Reported hundreds of bugs


## Hunting concurrency compiler bugs?

## How to deal with non-determinism?

How to generate non-racy interesting programs?
How to capture all the behaviours of concurrent programs?
A compiler can optimise away behaviours:
how to test for correctness?
limit case: two compilers generate correct code with disjoint final states

## Idea

C/C++ compilers support separate compilation
Functions can be called in arbitrary non-racy concurrent contexts
$\downarrow$
C/C++ compilers can only apply transformations sound with respect to an arbitrary non-racy concurrent context

## Hunt concurrency compiler bugs

$=$
search for transformations of sequential code not sound in an arbitrary non-racy context

## Random

Generator

$\rightarrow$
SEQUENTIAL PROGRAM
optimising compiler under test reference semantics

REFERENCE
MEMORY
TRACE


MEMORY TRACE

Check: only transformations sound in any concurrent non-racy context

## Soundness of compiler optimisations in the $\mathrm{C} 11 / \mathrm{C}++11$ memory model

## What is an optimisation?



## What is an optimisation?



## What is an optimisation?



## Semanticist



```
for (int i=0; i<2; i++) \{
    z = i;
    \(x[i]+=y+1\);
\}
```


## What is an optimisation?

tmp = y+1 ;
tmp = y+1 ;
for (int i=0; i<2; i++) {
for (int i=0; i<2; i++) {
z = i;
z = i;
x[i] +=tmp ;
x[i] +=tmp ;
}
}

## What is an optimisation?

Compiler Writer


Sophisticated program analyses Fancy algorithms
Source code or IR
Operations on AST
tmp = y+1 ;
tmp = y+1 ;
for (int i=0; i<2; i++) {
for (int i=0; i<2; i++) {
z = i;
z = i;
x[i] +=tmp ;
x[i] +=tmp ;
}
}

## Semanticist



Elimination of run-time events Reordering of run-time events Introduction of run-time events

Operations on sets of events

## What is an optimisation?

## Compiler Writer



Sophisticated program analyses Fancy algorithms
Source code or IR
Operations on AST

## Semanticist



Elimination of run-time events Reordering of run-time events Introduction of run-time events

Operations on sets of events

```
Store z 0
Load y 42
Store x[0] 43
Store z 1
Load y 42
Store x[1] 43
```


## What is an optimisation?

Compiler Writer


Sophisticated program analyses Fancy algorithms
Source code or IR
Operations on AST

```
tmp = y+1 ;
```

tmp = y+1 ;
for (int i=0; i<2; i++) {
for (int i=0; i<2; i++) {
z = i;
z = i;
x[i] += tmp ;
x[i] += tmp ;
}

```
}
```


## Semanticist



Elimination of run-time events Reordering of run-time events Introduction of run-time events

Operations on sets of events

```
Load y 42
Store z 0
Store x[0] 43
Store z 1
Store x[1] 43
```


## Elimination of overwritten writes



A same-thread release-acquire pair is a pair of a release action followed by an acquire action in program order.

An action is a release if it is a possible source of a synchronisation unlock mutex, release or seq_cst atomic write

An action is an acquire if it is a possible target of a synchronisation lock mutex, acquire or seq_cst atomic read

## Elimination of overwritten writes

```
Store g 1
        sb
    no access to g
no st rel/acq pair
```

    1. no intervening accesses to \(g\)
    2. no intervening
    same-thread release-acquire pair
    
## The soundness condition

$$
\begin{gathered}
\text { Shared memory } \\
g=0 ; \text { atomic } f 1=f 2=0 ;
\end{gathered}
$$

Thread 1
g = 1;
f1.store(1,RELEASE);
while(f2.load(ACQUIRE)==0);
g = 2;

## The soundness condition

Shared memory

$$
g=0 ; \text { atomic f1 }=f 2=0
$$



## The soundness condition

## Shared memory

$$
g=0 ; \text { atomic f1 }=f 2=0 ;
$$


f1. $\operatorname{store(1,RELEASE);~}$ while(f2.load(ACQUIRE)==0);
g = 2;

## The soundness condition

Shared memory

$$
g=0 ; \text { atomic f1 }=f 2=0
$$

Thread 1
g = 1;
f1.store(1,RELEASE);
while(f2.load(ACQUIRE)==0);
g = 2;

Thread 2
while(f1.load(ACQUIRE)==0); printf("\%d", g); f2.store(1,RELEASE);

## The soundness condition

Shared memory

$$
g=0 ; \text { atomic f1 }=f 2=0
$$

Thread 1
Thread 2
$g=1 ; \quad$ sync while(f1. load(ACQUIRE)==0);
f1. store(1,RELEASE); printf("\%d", g);

g = 2;
Thread 2 is non-racy

## The soundness condition

## Shared memory

$$
g=0 ; \text { atomic f1 }=f 2=0
$$

Thread 1
Thread 2
$g=1 ; \xrightarrow{\mathrm{g}} \mathrm{sync}$ while(f1. load(ACQUIRE)==0); f1. store(1,RELEASE); $p r i n t f(" \% d ", g)$;

g = 2;
Thread 2 is non-racy
The program should only print 1

## The soundness condition

Shared memory
$g=0 ;$ atomic $f 1=f 2=0 ;$

Thread 1
f1 store(1, RELEASE): sync $\rightarrow$ while(f1.load(ACQUIRE)==0);

while(f2. load(ACQUIRE)==0); $\operatorname{sync}$ f2. store(1, RELEASE);
g = 2;

## Thread 2



## The soundness condition

Shared memory

$$
g=0 ; \text { atomic f1 }=f 2=0
$$

Thread 1
g = 1;
f1.store(1,RELEASE);
while(f2.load(ACQUIRE)==0);
g = 2;

Thread 2
while(f1. load(ACQUIRE)==0); printf("\%d", g);
f2.store(1,RELEASE);

## The soundness condition

$$
\begin{gathered}
\text { Shared memory } \\
g=0 ; \text { atomic } f 1=f 2=0 ;
\end{gathered}
$$

Thread 1
g = 1;
f1.store(1,RELEASE);
$g=2 ;$

Thread 2
sync while(f1.load(ACQUIRE)==0); printf("\%d", g); f2.store(1,RELEASE);

## The soundness condition

Shared memory

$$
g=0 ; \text { atomic f1 }=f 2=0 ;
$$

Thread 1
Thread 2
$g=1 ; \quad$ sync while(f1. load(ACQUIRE)==0);
f1.store(1,RELEASE); $\quad$ printf("\%d", g);
$g=2 ;$ datarace f2.store(1,RELEASE);

If only a release (or acquire) is present, then all discriminating contexts are racy.
It is sound to optimise the overwritten write.

## Eliminations: bestiary



Store $\mathrm{g} \mathrm{V}_{2}$


Overwritten-Write Write-after-Write Read-after-Read Read-after-Write Write-after-Read

Reads which are not used (via data or control dependencies) to decide a write or synchronisation event are also eliminable (irrelevant reads).

## Also correctness statements for

## reorderings, merging, and introductions of events.



Store $\mathrm{g} \mathrm{V}_{2}$


no access to $g$ no rel/acq pair


Read g v

| $\begin{aligned} & \text { Read } g \vee \\ & \text { sb } \downarrow \end{aligned}$ | Store g v sb | Read $\mathrm{g} v$ sb |
| :---: | :---: | :---: |
| no access to g | no access to g | no access to g |
| no rel/acq pair | no rel/acq pair | no rel/acq pair |
| $\text { sb } \downarrow$ | $\mathrm{sb} \downarrow$ | $\text { sb } \downarrow$ |
| Read g v | Read g v | Store g v |

Overwritten-Write Write-after-Write Read-after-Read Read-after-Write Write-after-Read

Reads which are not used (via data or control dependencies) to decide a write or synchronisation event are also eliminable (irrelevant reads).

From theory to the Cmmtest tool


## Random

Generator

$\xrightarrow{3}$
SEQUENTIAL PROGRAM
optimising compiler under test reference semantics

REFERENCE
MEMORY
TRACE


MEMORY TRACE

Check: only transformations sound in any concurrent non-racy context





```
const unsigned int g3 = 0UL;
long long g4 = 0x1;
int g6 = 6L;
volatile unsigned int g5 = 1UL;
void func_1(void){
    int *l8 = &g6;
    int l36 = 0x5E9D070FL;
    unsigned int l107 = 0xAA37C3ACL;
    g4 &= g3;
    g5++;
    int *l102 = &l36;
    for (g6 = 4; g6 < (-3); g6 += 1);
    l102 = &g6;
    *l102 = ((*l8) && (l107 << 7)*(*l102));
}
```


## Start with a randomly generated well-defined program

const unsigned int g3 = 0UL; void func_1(void)\{
long long $\mathrm{g} 4=0 \times 1 ; \quad$ int $*$ l8 $=$ \&g6;
int $\mathrm{g} 6=6 \mathrm{~L}$;
int $136=0 x 5 E 9 D 070 F L ;$
volatile unsigned int g5 = 1UL;
unsigned int $1107=0 x A A 37 C 3 A C L$;
g4 \& = g3;
g5++;
int *l102 = \& l36;
for ( $g 6=4$; $g 6<(-3) ; ~ g 6$ += 1) ;
$1102=\& g 6$;
*l102 = ( $(*$ l8) \&\& (l107 << 7)*(*l102)) ;
\}

```
void func_1(void){
    int *l8 = &g6;
    int l36 = 0x5E9D070FL;
    unsigned int l107 = 0xAA37C3ACL;
    g4 &= g3;
    g5++;
    int *l102 = &l36;
    for (g6 = 4; g6 < (-3); g6 += 1);
    l102 = &g6;
    *l102 = ((*l8) && (l107 << 7)*(*l102));
}
```

Init g3 0
Init g4 1
Init g5 1
Init g6 6

```
void func_1(void){
    int *l8 = &g6;
    int l36 = 0x5E9D070FL;
    unsigned int l107 = 0xAA37C3ACL;
    g4 &= g3;
    g5++;
    int *l102 = &l36;
    for (g6 = 4; g6 < (-3); g6 += 1);
    l102 = &g6;
    *l102 = ((*l8) && (l107 << 7)*(*l102));
```


reference
semantics

Load g4 1
Store g4 0
Load g5 1
Store g5 2
Store g6 4
Load g6 4
Load g6 4
Load g6 4
Store g6 1
Load g4 0

Init g3 0
Init g4 1
Init g5 1
Init g6 6
void func_1(void)\{

$$
\text { int } * 18=\& g 6 \text {; }
$$

$$
\text { int } 136=0 \times 5 E 9 D 070 F L ;
$$

$$
\text { unsigned int } 1107=0 \times A A 37 C 3 A C L ;
$$

$$
g 4 \&=93 ;
$$

$$
95++;
$$

$$
\text { int } * 1102=\& 136
$$

$$
\text { for }(g 6=4 ; g 6<(-3) ; g 6+=1) \text {; }
$$

$$
1102=\& g 6
$$

reference

$$
* 1102=((* 18) \& \&(107 \ll 7) *(* 1102))
$$ semantics gcc -O2 memory trace

Load g4 1
Store g4 0
Load g5 1
Store g5 2
Store g6 4
Load g6 4
Load g6 4
Load g6 4
Store g6 1
Load g4 0

Load g5 1
Store g4 0
Store g6 1
Store g5 2
Load g4 0

```
Init g3 0
Init g4 1
Init g5 1
Init g6 6
reference semantics
```

Init g3 0
Init g4 1
Init g5 1
Init g6 6
int $* 18=\& g 6$;
int $136=0 \times 5$ E9D070FL;
unsigned int $1107=0 \times A A 37 C 3 A C L$;
$g 4$ \& g 3 ;
g5++;
int *102 = \& 136;
for ( $g 6=4$; $g 6<(-3)$; g6 += 1);
$1102=\& g 6$;
*1102 $=((* 18) \& \&(1107 \ll 7) *(* 1102))$;
gcc -O2 memory trace

RaW* Load g4 1
Store g4 0
RaW* Load g5 1
Store g5 2
Store g6 4
Load g6 4
RaR* Load g6 4
RaR* Load g6 4
Store g6 1
RaW* Load g4 0

Load g5 1
Store g4 0
Store g6 1
Store g5 2
Load g4 0

```
void func_1(void){
```



## Can match applying

only correct eliminations and reorderings


| int $a=1 ;$ | int $s ;$ |
| :--- | :---: |
| int $b=0 ;$ | for $(s=0 ; s!=4 ; s++)\{$ |
|  | if $(a==1)$ |
|  | return NULL; |
|  | for $(b=0 ; b>=26 ;++b)$ |
|  | $;$ |

If we focus on the miscompiled initial example...
int $a=1$; int $b=0$;

```
int s;
for (s=0; s!=4; s++) {
    if (a==1)
        return NULL;
    for (b=0; b>=26; ++b)
}
```

int $a=1$;
int s;
for ( $s=0 ; s!=4 ; s++$ ) \{
if ( $a==1$ ) return NULL;
for ( $b=0 ; b>=26 ;++b$ ) ;
\}


Load a 1
int $a=1$; int $b=0$;
int s;
for (s=0; s!=4; s++) \{
if ( $a==1$ ) return NULL;
for ( $b=0 ; b>=26 ;++b$ ) ;
\}


Load a 1


Load a 1
Load b 0
Store b 0

## Cannot match some events $\longrightarrow$ detect compiler bug



Load a 1

$\begin{array}{lll}\text { Load } & a & 1 \\ \text { Load } & b & 0 \\ \text { Store } & b & 0\end{array}$

## Applications

## 1. Testing C compilers (GCC, Clang, ICC)

Some concurrency compiler bugs found in the latest version of GCC.

Store introductions performed by loop invariant motion or if-conversion optimisations.

Remark: these bugs break the Posix thread model too.

All promptly fixed.

## 2. Checking compiler invariants

GCC internal invariant: never reorder with an atomic access
Baked this invariant into the tool and found a counterexample...
...not a bug, but fixed anyway

```
atomic_uint a;
int32_t g1, g2;
```

```
int main (int, char *[]) {
    a.load() & a.load ();
    g2 = g1 != 0;
}
```

| ALoad | a | 0 |  | Load | g1 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ALoad | a | 0 |  | ALoad | a |
| Load | g1 | 0 |  | ALoad | a |
| Store | g2 | 0 |  | Store | g2 |

## 3. Detecting unexpected behaviours

uint16_t g uint16_t g
for ( $; ~ g==0 ; g--$ );
$\longrightarrow \quad g=0$;

## Correct or not?

## 3. Detecting unexpected behaviours

uint16_t g
for ( $; ~ g==0 ; ~ g--)$;

If $g$ is initialised with 0 , a load gets replaced by a store:


The introduced store cannot be observed by a non-racy context. Still, arguable if a compiler should do this or not.

## 3. Detecting unexpected behaviours

uint16_t g
for ( $; ~ g==0 ; ~ g--)$;
$\longrightarrow \quad g=0$;

If $g$ is initialised with 0 , a load gets replaced by a store:
Load $\quad 0$

Store g
0

False positives in Thread Sanitizer <br> \title{
The formalisation of the C11 memory model <br> \title{
The formalisation of the C11 memory model enables compiler testing... what else?
} enables compiler testing... what else?
}


## Proving the correctness of mappings for atomics

https://www.cl.cam.ac.uk/ ${ }^{\text {pes20/cpp/cpp0xmappings.html }}$

| C/C++11 Operation | ARM implementation |
| :---: | :---: |
| Load Relaxed: | ldr |
| Load Consume: | ldr + preserve dependencies until next kill_dependency OR <br> ldr; teq; beq; isb <br> OR <br> ldr; dmb |
| Load Acquire: | ldr; teq; beq; isb OR ldr; dmb |
| Load Seq Cst: | ldr; dmb |
| Store Relaxed: | str |
| Store Release: | dmb; str |
| Store Seq Cst: | dmb; str; dmb |
| Cmpxchg Relaxed (32 bit): | -loop: ldrex roldval, [rptr]; mov rres, 0; teq roldval, rold; strexeq rres, rnewval, [rptr]; teq rres, 0; bne _loop |
| Cmpxchg Acquire ( 32 bit): | _loop: ldrex roldval, [rptr]; mov rres, 0; teq roldval, rold; strexeq rres, rnewval, [rptr]; teq rres, 0; bne _loop; isb |
| Cmpxchg Release ( 32 bit ): | dmb; _loop: ldrex roldval, [rptr]; mov rres, 0; teq roldval, rold; strexeq rres, rnewval, [rptr]; teq rres, 0; bne _loop; |
| Cmpxchg AcqRel (32 bit): | dmb; _loop: ldrex roldval, [rptr]; mov rres, 0; teq roldval, rold; strexeq rres, rnewval, [rptr]; teq rres, 0; bne _loop; isb |
| Cmpxchg SeqCst (32 bit): | dmb; _loop: ldrex roldval, [rptr]; mov rres, 0 ; teq roldval, rold; strexeq rres, rnewval, [rptr]; teq rres, 0; bne _loop; dmb |
| Acquire Fence: | dmb |
| Release Fence: | dmb |
| AcqRel Fence: | dmb |
| SeqCst Fence: | dmb |

## Inform new optimisations

## e.g. the work by Robin Morisset on the Arm LLVM backend

 while (flag.load(acquire)) \{\}.loop
ldr r0, [r1]
dmb ish
bnz .loop
.loop
ldr r0, [r1]
bnz .loop
dmb ish

## Inform new optimisations

## e.g. the work by Robin Morisset on the Arm LLVM backend

 while (flag.load(acquire)) \{\}.loop
ldr r0, [r1]
dmb ish
bnz .loop
.loop
ldr r0, [r1]
bnz .loop
dmb ish

## Not all of C/C++11 is good



## A second look at qualifiers



## A second look at qualifiers

## LESS RELAXED



## A second look at qualifiers

## LESS RELAXED



## A second look at qualifiers

## LESS RELAXED



## Out of thin air reads

# Shorthand <br> from now on, all the memory accesses are atomic with MO_RELAXED semantics 

## Relaxed atomics

Thread 1

$$
x=y=0
$$

Thread 2

$$
\begin{aligned}
& r 1=x \\
& y=r 1
\end{aligned}
$$

$$
r 2=y
$$

$$
x=42
$$

## Relaxed atomics

Thread 1

$$
x=y=0
$$

Thread 2

$$
\begin{aligned}
& r 1=x \\
& y=r 1
\end{aligned}
$$

$$
\begin{aligned}
& r 2=y \\
& x=42
\end{aligned}
$$

$$
r 1=r 2=42
$$

is a valid execution.


## Out-of-thin-air reads

Thread 1

$$
x=y=0
$$

Thread 2

$$
\begin{aligned}
& r 1=x \\
& y=r 1
\end{aligned}
$$

$$
\begin{aligned}
& r 2=y \\
& x=r 2
\end{aligned}
$$

## Out-of-thin-air reads

Thread 1

$$
x=y=0
$$

Thread 2

| $r 1=x$ | $r 2=y$ |
| :--- | :--- |
| $y=r 1$ | $x=r 2$ |

$$
r 1=r 2=42
$$

is also an allowed execution

the value 42 appears out-of-thin-air

Thread 1

$$
x=y=0
$$

Thread 2

| $r 1=x$ | $r 2=y$ |
| :--- | :--- |
| $y=r 1$ | $x=r 2$ |

$$
r 1=r 2=42
$$

is also an allowed execution


## Speculation can justify out-of-thin-air reads

If the compiler states that x is likely to hold $42 \ldots$

$$
\begin{aligned}
& \mathrm{y}:=42 \\
& \mathrm{r} 1:=\mathrm{x} \\
& \text { if }(\mathrm{r} 1 \quad!=42) \mathrm{y}:=\mathrm{r} 1 \text {; } \\
& \text { print } \mathrm{r} 1
\end{aligned}
$$

| initially $\mathrm{x}=\mathrm{y}=0$ |  |
| :--- | :--- |
| $\mathrm{r} 1:=\mathrm{y}$ | $\mathrm{r} 2:=\mathrm{y}$ |
| $\mathrm{y}: \mathrm{F}$ r1 | $\mathrm{x}:=\mathrm{r} 2$ |
| Print r 1 | print r 2 |

## Speculation can justify out-of-thin-air reads

If the compiler states that x is likely to hold $42 \ldots$

```
y := 42
r1 := x
if (r1 != 42) y := r1;
print r1
```

| initially $\mathrm{x}=\mathrm{y}=0$ |  |
| :--- | :--- |
| $\mathrm{r} 1:=\mathrm{y}$ | $\mathrm{r} 2:=\mathrm{y}$ |
| $\mathrm{y}: \mathrm{F}$ r1 | $\mathrm{x}:=\mathrm{r} 2$ |
| Print r 1 | print r 2 |

It does not happen in practice...
(a big thank you to compiler and hardware developers)
...but allowed by the standard

```
struct foo {
    atomic<struct foo *> next;
}
struct foo *a;
```

Thread 1

$$
\begin{aligned}
& \text { r1 = a->next } \\
& \text { r1->next = a }
\end{aligned}
$$



```
struct foo {
    atomic<struct foo *> next;
}
struct foo *a;
```

Thread 1

$$
\begin{aligned}
& \text { r1 = a->next } \\
& \text { r1->next = a }
\end{aligned}
$$



```
struct foo {
    atomic<struct foo *> next;
}
struct foo *a, *b;
```

Thread 1
Thread 2

$$
\begin{aligned}
& r 1=a->\text { next } \\
& \text { r1->next }=a
\end{aligned}
$$

r2 = b->next
r2->next $=\mathrm{b}$

```
struct foo {
    atomic<struct foo *> next;
}
struct foo *a, *b;
```

Thread 1

$$
\begin{array}{l|l}
r 1=a->\text { next } & r 2=b->\text { next } \\
r 1->\text { next }=a & r 2->\text { next }=b
\end{array}
$$

If a and b initially reference disjoint data-structures we expect a and b to remain disjoint

```
struct foo {
    atomic<struct foo *> next;
}
struct foo *a, *b;
```

Thread 1

$$
\begin{aligned}
& r 1=a->\text { next } \\
& \text { r1->next }=a
\end{aligned}
$$

Thread 2
a
next

b


If the compiler speculates $\mathrm{r} 1=\mathrm{b}$ and $\mathrm{r} 2=\mathrm{a}$, then
the store $\mathrm{r} 1->$ next $=$ a justifies $\mathrm{r} 2=\mathrm{b}->$ next assigning $\mathrm{r} 2=\mathrm{a}$ (and symmetrically to justify r1=b)

Thread 1
Thread 2

$$
\begin{aligned}
& r 1=a->\text { next } \\
& \text { r1->next }=a
\end{aligned}
$$

r2 = b->next
r2->next $=b$

b


If the compiler speculates $\mathrm{r} 1=\mathrm{b}$ and $\mathrm{r} 2=\mathrm{a}$, then
the store $\mathrm{r} 1->$ next $=$ a justifies $\mathrm{r} 2=\mathrm{b}->$ next assigning $\mathrm{r} 2=\mathrm{a}$ (and symmetrically to justify r1=b)

Thread 1
Thread 2

$$
\begin{aligned}
& r 1=a->\text { next } \\
& r 1->\text { next }=a
\end{aligned}
$$

$$
\begin{aligned}
& \mathrm{r} 2=\mathrm{b}->\text { next } \\
& \text { r2->next }=\mathrm{b}
\end{aligned}
$$



If the compiler speculates $\mathrm{r} 1=\mathrm{b}$ and $\mathrm{r} 2=\mathrm{a}$, then
the store $r 1->$ next $=a$ justifies $r 2=b->$ next assigning $r 2=a$ (and symmetrically to justify r1=b)

## Break our basic intuitions about memory and sharing!



$$
\mathrm{x}=\mathrm{y}=\mathrm{a}=0
$$

if | $(x . \operatorname{load}(r l x)==42)$ |  |
| :---: | :---: |
| $y . w r i t e ~$ | $(42, r l x)$ |\(\left|\begin{array}{c}if(y \cdot \operatorname{load}(r l x)==42) <br>

if(a==1) <br>
x.write(42, r l x)\end{array}\right| a=1\)

$$
x=y=a=0
$$

if | $(x . \operatorname{load}(r l x)==42)$ |
| :---: | :---: |
| $y . w r i t e(42, r l x)$ |\(\left|\begin{array}{c}if(y \cdot \operatorname{load}(r l x)==42) <br>

if(a==1) <br>
x.write(42, r l x)\end{array}\right| a=1\)

Remark 1
This code is not racy!
There is no consistent execution in which the read of a occurs.

$$
x=y=a=0
$$

if | $(x . \operatorname{load}(r l x)==42)$ |
| :---: | :---: |
| $y \cdot w r i t e(42, r l x)$ |\(\left|\begin{array}{c}if(y \cdot \operatorname{load}(r l x)==42) <br>

if(a==1) <br>
x . w r i t e(42, r l x)\end{array}\right| a=1\)

Remark 2

$$
a=1 \wedge x=y=0
$$

is the only possible final state

$$
x=y=a=0
$$

if | $(x . \operatorname{load}(r l x)==42)$ |
| :---: | :---: |
| $y \cdot w r i t e(42, r l x)$ |\(\left|\begin{array}{c}if(y \cdot \operatorname{load}(r l x)==42) <br>

if(a==1) <br>
x . w r i t e(42, r l x)\end{array}\right| a=1\)

## Consider sequentialisation:

$$
\begin{aligned}
& C \| D \Longrightarrow C ; D \\
& \text { (ought to be correct) }
\end{aligned}
$$

$$
x=y=a=0
$$

if | $(x \cdot \operatorname{load}(r l x)==42)$ |
| :---: | :---: |
| $y \cdot w r i t e(42, r l x)$ |\(\left|\begin{array}{c}if(y \cdot \operatorname{load}(r l x)==42) <br>

if(a==1) <br>
x . w r i t e(42, r l x)\end{array}\right| a=1\)

|  | $\mathrm{a}=1$ |
| :---: | :---: |
| if (x.load (rlx)==42) | if (y.load (rlx)==42) |
| y.write(42,rlx) | if ( $\mathrm{a}==1$ ) |
|  | x.write(42,rlx) |

$$
x=y=a=0
$$

$$
\begin{array}{c|c}
\text { if }(\mathrm{x} . \operatorname{load}(\mathrm{rlx})==42) & \text { if }(\mathrm{y} \cdot \operatorname{load}(\mathrm{rlx})==42) \\
\mathrm{y} \cdot \text { write }(42, r l x) & \text { if }(a==1)
\end{array}
$$

$$
x=y=a=0
$$

|  | $\mathrm{a}=1$ |
| :---: | :---: |
| if (x.load (rlx)==42) | if (y.load (rlx)==42) |
| y.write(42,rlx) | if ( $\mathrm{a}==1$ ) |
|  | x.write( $42, r l x$ ) |



$$
a=1
$$

$$
x=y=42
$$

is also possible

$$
x=y=a=0
$$

|  | $\mathrm{a}=1$ |
| :---: | :---: |
| if (x.load (rlx)==42) | if $(\mathrm{y} \cdot \mathrm{load}(\mathrm{rlx})==42)$ |
| y.write(42,rlx) | if ( $\mathrm{a}==1$ ) |
|  | x.write(42,rlx) |

# Break common source-to-source 

$$
\begin{aligned}
& \text { (or LLVM IR - to - LLVM IR) } \\
& \text { compiler optimisations }
\end{aligned}
$$

including expression linearisation and roach-motel reorderings

We still lack a really satisfactory proposal for the semantics of a general-purpose shared-memory concurrent programming language.


## The way forward

Understand the effects of what compilers implement and programmers rely on

Build on that...



## Beyond concurrency

Can one do < comparison or pointer arithmetic between pointers to separately allocated objects?

Routinely done in Linux kernel Forbidden by ISO standard


## tinyurl.com/csurvey2

A web survey of 15 questions to investigate what C is in current practice: what behaviour is implemented by mainstream compilers and relied on by systems programmers


## tinyurl.com/csurvey2

Eventual outcome: clear descriptions of what people can rely on and what compilers in practice should implement, what alias analysis and optimisation passes should (and should not) be allowed to do, etc.


## tinyurl.com/csurvey2

## Thank you. <br> Questions?



