

How Computers Work


Jakob Stoklund Olesen

Apple

How Computers Work

- Out of order CPU pipeline
- Optimizing for out of order CPUs
- Machine trace metrics analysis
- Future work

Out of Order CPU Pipeline



Dot Product

```
int dot(int a[], int b[], int n)
{
    int sum = 0;
    for (int i = 0; i < n; i++)
        sum += a[i]*b[i];
    return sum;
}
```

Dot Product

loop:

ldr r3 ← [r0, r6, lsl #2]

ldr r4 ← [r1, r6, lsl #2]

mul r3 ← r3, r4

add r5 ← r3, r5

add r6 ← r6, #1

cmp r6, r2

bne loop

loop:

ldr r3 ← [r0, r6, lsl #2]

ldr r4 ← [r1, r6, lsl #2]

mul r3 ← r3, r4

add r5 ← r3, r5

add r6 ← r6, #1

cmp r6, r2

bne loop

Retire →

```
p100 ← ldr [p10, p94, lsl #2]
p101 ← ldr [p11, p94, lsl #2]
p102 ← mul p100, p101
p103 ← add p102, p95
p104 ← add p94, #1
p105 ← cmp p104, p12
bne p105, taken
```


Speculate →

```
p106 ← ldr [p10, p104, lsl #2]
p107 ← ldr [p11, p104, lsl #2]
p108 ← mul p107, p106
p109 ← add p108, p103
p110 ← add p104, #1
p111 ← cmp p110, p12
bne p111, taken
```

Rename →

```
p112 ← ldr [p10, p110, lsl #2]
p113 ← ldr [p11, p110, lsl #2]
p114 ← mul p112, p113
p115 ← add p114, p109
p116 ← add p110, #1
p117 ← cmp p116, p12
bne p117, taken
```

Reorder Buffer



```

p100 ← ldr [p10, p94, lsl #2]
p101 ← ldr [p11, p94, lsl #2]
p102 ← mul p100, p101
p103 ← add p102, p95
p104 ← add p94, #1
p105 ← cmp p104, p12
bne p105, taken

```

```


p106 ← ldr [p10, p104, lsl #2]
p107 ← ldr [p11, p104, lsl #2]
p108 ← mul p107, p106
p109 ← add p108, p103
p110 ← add p104, #1
p111 ← cmp p110, p12
bne p111, taken

```

```

p112 ← ldr [p10, p110, lsl #2]
p113 ← ldr [p11, p110, lsl #2]
p114 ← mul p112, p113

```



```

p100 ← ldr [p10, p94, lsl #2]
p101 ← ldr [p11, p94, lsl #2]
p102 ← mul p100, p101
p103 ← add p102, p95
p104 ← add p94, #1
p105 ← cmp p104, p12
bne p105, taken

```

```


p106 ← ldr [p10, p104, lsl #2]
p107 ← ldr [p11, p104, lsl #2]
p108 ← mul p107, p106
p109 ← add p108, p103
p110 ← add p104, #1
p111 ← cmp p110, p12
bne p111, taken

```

```

p112 ← ldr [p10, p110, lsl #2]
p113 ← ldr [p11, p110, lsl #2]
p114 ← mul p112, p113

```

```

p100 ← ldr [p10, p94, lsl #2]
p101 ← ldr [p11, p94, lsl #2]
p102 ← mul p100, p101
p103 ← add p102, p95
p104 ← add p94, #1
p105 ← cmp p104, p12
bne p105, taken

```

```


p106 ← ldr [p10, p104, lsl #2]
p107 ← ldr [p11, p104, lsl #2]
p108 ← mul p107, p106
p109 ← add p108, p103
p110 ← add p104, #1
p111 ← cmp p110, p12
bne p111, taken

```

```

p112 ← ldr [p10, p110, lsl #2]
p113 ← ldr [p11, p110, lsl #2]
p114 ← mul p112, p113

```



$p100 \leftarrow \text{ldr } [p10, p94, \text{ls1 } \#2]$
 $p101 \leftarrow \text{ldr } [p11, p94, \text{ls1 } \#2]$
 $p102 \leftarrow \text{mul } p100, p101$
 $p103 \leftarrow \text{add } p102, p95$
 $p104 \leftarrow \text{add } p94, \#1$
 $p105 \leftarrow \text{cmp } p104, p12$
 bne p105, taken

$p106 \leftarrow \text{ldr } [p10, p104, \text{ls1 } \#2]$
 $p107 \leftarrow \text{ldr } [p11, p104, \text{ls1 } \#2]$
 $p108 \leftarrow \text{mul } p107, p106$
 $p109 \leftarrow \text{add } p108, p103$
 $p110 \leftarrow \text{add } p104, \#1$
 $p111 \leftarrow \text{cmp } p110, p12$
 bne p111, taken

$p112 \leftarrow \text{ldr } [p10, p110, \text{ls1 } \#2]$
 $p113 \leftarrow \text{ldr } [p11, p110, \text{ls1 } \#2]$
 $p114 \leftarrow \text{mul } p112, p113$

Throughput

- Map μ ops to functional units
- One μ op per cycle per functional unit
- Multiple ALU functional units
- ADD throughput is $1/3$ cycle/instruction

Multiply-Accumulate

loop:

```
ldr r3 ← [r0, r6, lsl #2]
```


```
ldr r4 ← [r1, r6, lsl #2]
```

```
mla r5 ← r3, r4, r5
```

```
add r6 ← r6, #1
```

```
cmp r6, r2
```

```
bne loop
```



loop:

ldr r3 ← [r0, r6, lsl #2]

ldr r4 ← [r1, r6, lsl #2]

mla r5 ← r3, r4, r5

add r6 ← r6, #1

cmp r6, r2

bne loop

4 cycles loop-carried
dependence
2x slower!

Pointer Chasing

```
int len(node *p)
{
    int n = 0;
    while (p)
        p = p->next, n++;
    return n;
}
```

Pointer Chasing


```
loop:  
ldr r1 ← [r1]  
add r0 ← r0, #1  
cmp r1, #0  
bxeq lr  
b loop
```

```
loop:
  ldr r1 ← [r1]
  add r0 ← r0, #1
  cmp r1, #0
  bxeq lr
  b loop
```

```
p100 ← ldr [p97]
p101 ← add p98, #1
p102 ← cmp p100, #0
bxeq p102, not taken
```

```
p103 ← ldr [p100]
p104 ← add p101, #1
p105 ← cmp p104, #0
bxeq p105, not taken
```


```
p106 ← ldr [p103]
p107 ← add p104, #1
p108 ← cmp p107, #0
bxeq p108, not taken
```

$p100 \leftarrow \text{ldr } [p97]$
 $p101 \leftarrow \text{add } p98, \#1$
 $p102 \leftarrow \text{cmp } p100, \#0$
 $\text{bxeq } p102, \text{ not taken}$

$p103 \leftarrow \text{ldr } [p100]$
 $p104 \leftarrow \text{add } p101, \#1$
 $p105 \leftarrow \text{cmp } p104, \#0$
 $\text{bxeq } p105, \text{ not taken}$


$p106 \leftarrow \text{ldr } [p103]$
 $p107 \leftarrow \text{add } p104, \#1$
 $p108 \leftarrow \text{cmp } p107, \#0$
 $\text{bxeq } p108, \text{ not taken}$



$p100 \leftarrow \text{ldr } [p97]$
 $p101 \leftarrow \text{add } p98, \#1$
 $p102 \leftarrow \text{cmp } p100, \#0$
 $\text{bxeq } p102, \text{ not taken}$

$p103 \leftarrow \text{ldr } [p100]$
 $p104 \leftarrow \text{add } p101, \#1$
 $p105 \leftarrow \text{cmp } p104, \#0$
 $\text{bxeq } p105, \text{ not taken}$

$p106 \leftarrow \text{ldr } [p103]$
 $p107 \leftarrow \text{add } p104, \#1$
 $p108 \leftarrow \text{cmp } p107, \#0$
 $\text{bxeq } p108, \text{ not taken}$



$p100 \leftarrow \text{ldr } [p97]$
 $p101 \leftarrow \text{add } p98, \#1$
 $p102 \leftarrow \text{cmp } p100, \#0$
 $\text{bxeq } p102, \text{ not taken}$

$p103 \leftarrow \text{ldr } [p100]$
 $p104 \leftarrow \text{add } p101, \#1$
 $p105 \leftarrow \text{cmp } p104, \#0$
 $\text{bxeq } p105, \text{ not taken}$

$p106 \leftarrow \text{ldr } [p103]$
 $p107 \leftarrow \text{add } p104, \#1$
 $p108 \leftarrow \text{cmp } p107, \#0$
 $\text{bxeq } p108, \text{ not taken}$

Latency



- Each μ op must wait for operands to be computed
- Pipelined units can use multiple cycles per instruction
- Load latency is 4 cycles from L1 cache
- Long dependency chains cause idle cycles

What Can Compilers Do?

- Reduce number of μ ops
- Reduce dependency chains to improve instruction-level parallelism
- Balance resources: Functional units, architectural registers
- Go for code size if nothing else helps

Reassociate

- Maximize ILP
- Reduce critical path
- Beware of register pressure




Unroll Loops

- Small loops are unrolled by OoO execution
- Unroll very small loops to reduce overhead
- Unroll large loops to expose ILP by scheduling iterations in parallel
- Only helps if iterations are independent
- Beware of register pressure

Unroll and Reassociate

```
loop:  
  mla r1 ← ..., r1  
  mla r2 ← ..., r2  
  mla r3 ← ..., r3  
  mla r4 ← ..., r4  
end:  
  add r0 ← r1, r2  
  add r1 ← r3, r4  
  add r0 ← r0, r1
```



Unroll and Reassociate

- Difficult after instruction selection
- Handled by the loop vectorizer
- Needs to estimate register pressure on IR
- MI scheduler can mitigate some register pressure problems

Schedule for OoO

- No need for detailed itineraries
- New instruction scheduling models
- Schedule for register pressure and ILP
- Overlap long instruction chains
- Keep track of register pressure

If-conversion

```
mov (...) → rdx  
mov (...) → rsi  
lea (rsi, rdx) → rcx  
lea 32768(rsi, rdx) → rsi  
cmp 65536, rsi  
jb end
```

```
test rcx, rcx  
mov -32768 → rcx  
cmovg r8 → rcx
```

```
end:  
mov cx, (...)
```

```
mov (...) → rdx  
mov (...) → rsi  
lea (rsi, rdx) → rcx  
lea 32768(rsi, rdx) → rsi  
test rcx, rcx  
mov -32768 → rdx  
cmovg r8 → rdx  
cmp 65536, rsi  
cmovnb rdx → rcx  
mov cx, (...)
```

If-conversion

- Reduces branch predictor pressure
- Avoids expensive branch mispredictions
- Executes more instructions
- Can extend the critical path
- Includes condition in critical path

If-conversion

```
mov (...) → rdx  
mov (...) → rsi  
lea (rsi, rdx) → rcx
```

```
lea 32768(rsi, rdx) → rsi  
cmp 65536, rsi  
jb end
```

```
end:  
mov cx, (...)
```

```
test rcx, rcx  
mov -32768 → rcx  
cmovg r8 → rcx
```

If-conversion

```
mov (...) → rdx  
mov (...) → rsi  
lea (rsi, rdx) → rcx
```

```
test rcx, rcx  
mov -32768 → rdx  
cmovg r8 → rdx
```


```
lea 32768(rsi, rdx) → rsi  
cmp 65536, rsi
```

```
cmovnb rdx → rcx  
mov cx, (...)
```

Machine Trace Metrics

- Picks a trace of multiple basic blocks
- Computes CPU resources used by trace
- Computes instruction latencies
- Computes critical path and “slack”

Slack



Sandy Bridge

Port 0

ALU
VecMul
Shuffle
FpDiv
FpMul
Blend

Port 1

ALU
VecAdd
Shuffle
FpAdd

Port 5

ALU
Branch
Shuffle
VecLogic
Blend



Port 2+3

Load
Store
Address


Port 4

Store
Data

Throughput



Throughput



Rematerialization

```
mov r1 ← 123  
str r1 → [sp+8]  
loop:  
...  
ldr r1 ← [sp+8]
```

```
loop:  
...  
mov r1 ← 123
```

Rematerialization


mov r1 ← 123

str r1 → [sp+8]

loop:

...


ldr r1 ← [sp+8]



loop:

...


mov r1 ← 123



Code Motion

- Sink code back into loops
- Sometimes instructions are free
- Use registers to improve ILP

Code Generator



SelectionDAG

Early SSA Optimizations

MachineTraceMetrics

ILP Optimizations


LICM, CSE, Sinking, Peephole

Leaving SSA Form

MI Scheduler

Register Allocator

IR Optimizers



Future Work

- Pass ordering, canonicalization vs lowering
- Late reassociation
- Latency-aware mul/mia transformation
- Code motion, rethink spill costs
- Reverse if-conversion

Questions?